


-7-

REMARKS

To date, the Examiner has not indicated that all of the subject matter of the information disclosure statement (IDS) filed October 13, 2005 has been properly considered. A copy of such IDS is submitted herewith. If the Examiner requires additional copies of any reference(s), applicant invites the Examiner to contact the undersigned. Documentation in the file wrapper of the instant application confirming the Examiner's consideration of the reference(s) is respectfully requested.

Applicant conducted a telephonic interview with the Examiner on the above matter, as well as related matters, on December 27, 2005. This response is a follow up to such interview.

During the interview, applicant argued that neither Tanaka (US Patent Number: 6,100,589) nor Suzuki et al. (US Patent Number: 6,707,156) even suggested applicant's claimed "frame[d] ... metal layer ... disposed, at least partially, directly above the active circuit." In response, the Examiner made reference to Figure 11 from Tanaka below.



-8-

Specifically, the Examiner argued that the n-type substrate (annotated above) met applicant's claimed "active circuit," since it constituted at least a part of the MOS transistor shown in Fig. 11.

In response to such argument, applicant disagreed, but also suggested amending the claims to define applicant's "active circuit" to include one or more transistors. To this suggestion, the Examiner remained optimistic pending another search. It was thus deemed appropriate for applicant to submit such amendment.

Accordingly, applicant has entered amendments above reflecting the consensus reached during the December 27, 2005 interview. Specifically, now claimed, in each of the independent claims is the following or similar language:

"wherein the active circuit includes a plurality of transistors, and an entirety of at least one of the transistors is disposed directly below the bond pad, and the frame ensures that at least one of the bonds is capable of being placed over the at least one transistor without damage thereto during the bonding process."

Applicant again emphasizes that simply none of the references relied upon by the Examiner even suggest an entirety of at least one of the transistors being disposed directly below the bond pad, and a frame that ensures that at least one of the bonds is capable of being placed over the at least one transistor without damage thereto during the bonding process. Again, only applicant teaches and claims a frame for protecting at least one transistor of an active circuit from damage during a bonding process.

Thus, the Examiner has rejected Claims 1, 3-16, 17-18, 24, 26-27, and 29-30 under 35 U.S.C. 103(a) as being unpatentable over Tanaka in view of Suzuki et al. This rejection is deemed overcome in view of the amendments made hereinabove.

Specifically, to establish a *prima facie* case of obviousness, three basic criteria must be met. First, there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skill in the art, to modify the reference or to

-9-

combine reference teachings. Second, there must be a reasonable expectation of success. Finally, the prior art reference (or references when combined) must teach or suggest all the claim limitations. The teaching or suggestion to make the claimed combination and the reasonable expectation of success must both be found in the prior art and not based on applicant's disclosure. *In re Vaeck*, 947 F.2d 488, 20 USPQ2d 1438 (Fed.Cir.1991).

Applicant respectfully asserts that at least the third element of the *prima facie* case of obviousness has not been met, since the prior art references, when combined, fail to teach or suggest all of the claim limitations, as noted above.

Thus, all of the independent claims are deemed allowable. Moreover, the remaining dependent claims are further deemed allowable, in view of their dependence on such independent claims.

In the event a telephone conversation would expedite the prosecution of this application, the Examiner may reach the undersigned at (408) 971-2573. For payment of any additional fees due in connection with the filing of this paper, the Commissioner is authorized to charge such fees to Deposit Account No. 50-1351 (Order No. NVIDP235/P000846).

Respectfully submitted,

By: \_\_\_\_\_

Kevin J. Zilka

Reg. No. 41,429

Date: \_\_\_\_\_

1/5/06

Zilka-Kotab, PC  
P.O. Box 721120  
San Jose, California 95172-1120  
Telephone: (408) 971-2573

**COPY** PATENT

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the application of:

Singh et al.

Application No.: 10/633,021

Filed: 07/31/2003

For: PAD OVER ACTIVE CIRCUIT SYSTEM  
AND METHOD WITH FRAME SUPPORT  
STRUCTURE

Group Art Unit: 2811

Examiner: Vu, Hung K.

Atty. Docket No.: NVIDP235/  
P000846

Date: October 13, 2005

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail in an envelope addressed to: Commissioner of Patents, Alexandria, VA 22313-1450 on the date noted above.

Signed: 

Erica L. Farlow

INFORMATION DISCLOSURE STATEMENT  
UNDER 37 CFR §§ 1.56 AND 1.97(b)Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Dear Sir:


The reference(s) listed in the attached PTO Form 1449, cop(ies) of which is attached (when necessary), may be material to examination of the above-identified patent application. Applicants submit the reference(s) in compliance with their duty of disclosure pursuant to 37 CFR §§ 1.56 and 1.97. The Examiner is requested to make the reference(s) of official record in this application.

This Information Disclosure Statement is not to be construed as a representation that a search has been made, that additional information material to the examination of this application does not exist, or that the reference(s) indeed constitutes prior art.

This Information Disclosure Statement is believed to be filed within three months of the filing date of a national application other than a continued prosecution application, within three months of the date of entry of the national stage in an international application, before the mailing of a first Office action on the merits, or before the mailing of a first Office action after the filing of a request for continued examination. Accordingly, it is believed that no fees are due in connection with the filing of this Information Disclosure Statement. However, if it is determined that any fees are due, the Commissioner is hereby authorized to charge such fees to Deposit Account 50-1351 (Order No. NVIDP235 ).

Respectfully submitted,

Zilka-Kotab, PC



Kevin J. Zilka  
Reg. No. 41,429

P.O. Box 721120  
San Jose, CA 95172-1120  
Telephone: (408) 971-2573

<b>Form 1449 (Modified)</b>  <b>Information Disclosure Statement By Applicant</b>  (Use Several Sheets if Necessary)	<b>Atty. Docket No.</b>	<b>Application No.:</b>
	NVIDP235/P000846	10/633,021
	<b>Applicant:</b>	
	Singh et al.	
	<b>Filing Date:</b>	<b>Group Art Unit:</b>
	07/31/2003	2811

**U.S. Patent Documents**

Examiner Initial	No.	Patent No.	Date	Patentee	Class	Sub- class	Filing Date
	A						
	B						
	C						
	D						
	E						
	F						
	G						
	H						
	I						
	J						
	K						

**Foreign Patent or Published Foreign Patent Application**

Examiner Initial	No.	Document No.	Publication Date	Country or Patent Office	Class	Sub- class	Translation	
							Yes	No
	L							
	M							
	N							
	O							
	P							

**Other Documents**

Examiner Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication
	R	Copy of the Translation of The Antecedent Notification Of Rejection Reasons From Taiwanese Application no. 93114432
	S	
	T	
Examiner		Date Considered

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.